## Lesson Plan

Name of the Faculty	:	Er. Vijay Kumar Anand
Discipline	:	Electronics and Communication Engineering
Semester	:	$6^{ ext{th}}$
Subject	:	Digital Design using Verilog (ECE-304N)
		Digital Design using Verilog Lab (ECE-312N)
Lesson Plan Duration	:	15 weeks (from January, 2020 to April, 2020)

**\*\*Work Load (Lecture / Practical) per week (in hours) :** Lectures-03, Practical-03

		Theory	Practical		
Week	Lecture	Lecture Topic		Practical Experiment	
	Day	(including assignment / test)	Day		
		History of HDL, Why use HDL , Hardware design construction	$1^{st}$	Basic Concepts of HDL and Digital Electronics	
	2 <sup>nd</sup>	Introduction, conventional approach to digital design,		Introduction to Model Sim , XILINX Software	
	3 <sup>rd</sup>	VLSI design, ASIC design flow		1. Write a Program to	
$2^{nd}$	4 <sup>th</sup>	Role of HDL. Conventional Data flow, ASIC data flow	$2^{nd}$	<ul><li>implement logic gates.</li><li>AND Gate</li></ul>	
	5 <sup>th</sup>	Verilog as HDL, Levels of Design Description, Concurrency		<ul><li>OR Gate</li><li>XOR Gate</li></ul>	
	6 <sup>th</sup>	Simulation and Synthesis, Functional Verification, System Tasks, Programming Language Interface (PLI), Module		<ul> <li>XNOR Gate</li> <li>NOT Gate</li> <li>NAND Gate</li> <li>NOR Gate</li> </ul>	
3 <sup>rd</sup>	7 <sup>th</sup>	Simulation and Synthesis Tools, Test3rdIntroductionBenches.LanguageconstructsandXILINX Softward		Introduction to Model Sim , XILINX Software 2. Write a Program to implement	
	8 <sup>th</sup>	Keywords, Identifiers, White Space Characters, Comments,		half-adder. 3. Write a Program to implement	
	9 <sup>th</sup>	Numbers, Strings, Logic Values, Strengths, Data Types,		full-adder.	
$4^{\text{th}}$	10 <sup>th</sup> 11 <sup>th</sup>	Scalars and Vectors, Parameters,	$4^{\text{th}}$		
		Memory Operators, System Tasks.			
	12 <sup>th</sup>	Assignment 1/ Class Test			
5 <sup>th</sup>	13 <sup>th</sup>	Gate level modeling: Introduction, AND Gate Primitive, Module Structure,	5 <sup>th</sup>	<ul><li>4. Write a Program to implement</li><li>4 bit addition/subtraction.</li></ul>	
	14 <sup>th</sup>	Illustrative Examples, Tri-State Gates,		5. Write a Program to implement	
	15 <sup>th</sup>	Additional Examples, Design of Flip- flops with Gate Primitives		a 3:8 decoder.	
6 <sup>th</sup>	16 <sup>th</sup>	Delays, Strengths and Contention Resolution, Net Types, Design of Basic Circuits	6 <sup>th</sup>	6.Write a Program to implement an 8:1 multiplexer.	

	17 <sup>th</sup>	<b>Behavioral modeling</b> : Introduction, Operations and Assignments, Functional Bifurcation,		7. Write a Program to implement a 1:8 demultiplexer
	18 <sup>th</sup>	Initial Construct, Always Construct, Examples, Assignments with Delays, Wait construct,		
7 <sup>th</sup>	19 <sup>th</sup>	Multiple Always Blocks, Designs at Behavioral Level, Blocking and Non- block Assignments,	7 <sup>th</sup>	Vive Voce- 1
	$20^{\text{th}}$	Array of Instances of Primitives,		
	21 <sup>st</sup>	Assignment 2/ Class test		
8 <sup>th</sup>	22 <sup>nd</sup>	The case statement, Simulation Flow, if and if else constructs, assign-deassign construct,	$8^{ m th}$	<ul><li>8. Write a Program to implement</li><li>4 bit comparator.</li></ul>
	23 <sup>rd</sup>	Repeat construct, for loop, the disable construct,		9. Write a Program to implement Mod-10 up counter
	24 <sup>th</sup>	Modeling at data flow level: Introduction, Continuous Assignment Structures,		
9 <sup>th</sup>	25 <sup>th</sup>	Delays and Continuous Assignments, Assignment to Vectors, Operators, Additional Examples.	9 <sup>th</sup>	10. Write a program to perform serial to parallel transfer of 4 bit binary number.
	26 <sup>th</sup>	Switch level modeling: Introduction, Basic Transistor Switches		
	27 <sup>th</sup>	CMOS Switch, Bi-directional Gates,.		
10 <sup>th</sup>	28 <sup>th</sup> 29 <sup>th</sup>	Time Delays with Switch Primitives,Instantiations with Strengths and Delays,	$10^{\text{th}}$	11. Write a program to perform parallel to serial transfer of 4 bit
	30 <sup>th</sup>	Strength Contention with Trireg Nets		binary number.
11 <sup>th</sup>	31 <sup>st</sup>	Functions, tasks,	$11^{\text{th}}$	12. Write a program to
	32 <sup>nd</sup> user defined primitives			implementa8 bit ALU containing 4 arithmetic & 4 logic operations
	33 <sup>rd</sup>	Class test		
12 <sup>th</sup>	34 <sup>th</sup>	FSM Design (Moore and Mealy Machines),	12 <sup>th</sup>	Viva voce-2
	35 <sup>th</sup>	Compiler directives Parameters, Path Delays, Module Parameters,		
	36 <sup>th</sup>	System Tasks and Functions, File-Based Tasks and Functions,		
13 <sup>th</sup>	37 <sup>th</sup>	Compiler Directives,	13 <sup>th</sup>	HDL codes for the following flip-flops, SR, D, JK, T.
	38 <sup>th</sup>	Hierarchical Access,.		
	39 <sup>th</sup>	General Observations		
14 <sup>th</sup>	40 <sup>th</sup>	System tasks, functions	14 <sup>th</sup>	HDL code for 4-bit binary, BCD
	41 <sup>st</sup>	While loop, forever loop,		counters (synchronous reset and asynchronous reset) and "any

	42 <sup>nd</sup>	Parallel blocks,		sequence" counters
15 <sup>th</sup>	43 <sup>rd</sup>	Force-release construct, Event	$15^{\text{th}}$	Viva Voce-3
	44 <sup>th</sup>	Revision		
	$45^{\text{th}}$	Revision		

(Er. Vijay Kumar Anand) Assistant Professor and Head ECE Department ACE